The formation of smooth, conformal cobalt disilicide (CoSi 2 ) without facets or voids is critical for microelectronic device reliability owing to the ultra-shallow contact areas. Here we demonstrate the formation of smooth and conformal CoSi 2 films by chemical vapor deposition (CVD) of cobalt nitride (Co x N) films on silicon (Si) or on silicon on insulator (SOI) substrates, followed by in-situ rapid thermal annealing (RTA) at 700°C. To reveal the CoSi 2 /Si interfacial morphology, we report a back-to-front sample preparation method, in which mechanical polishing, anisotropic tetramethylammonium hydroxide (TMAH) wet etching, hydrofluoric acid (HF) wet etching, and isotropic xenon difluoride (XeF 2 ) dry etching are employed to remove the SOI substrate from the back side to expose the CoSi 2 /Si interface. This method offers a robust and reliable procedure for quantitative assessment of the CoSi 2 /Si interfacial roughness, as well as analytical support for advanced fabrication process development. 
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Introduction
Metal silicides have been widely used as self-aligned contacts in silicon-based microelectronic devices for the past decades. 1 Among various metal silicides, CoSi 2 is considered as an attractive contact material because of its low resistivity (10-20 µΩ·cm), no line-width dependence in narrow lines, and its superior chemical and thermal stability. [2] [3] [4] CoSi 2 has been used for various electronic devices, such as memory electrode for 3D structure 5 and the metallization material for nanoparticles, nanowires 6, 7 . As devices scale down, a thin, uniform CoSi 2 layer is essential for those nano-electronic applications.
Otherwise, cobalt silicide spikes will cause severe junction leakage and lead to device failure. 8 However, the complicated growth mechanism of CoSi 2 can result in a problematic, rough CoSi 2 /Si interface. 9 10 The complex kinetics results from several concurrent mechanisms: nucleation, diffusion and perhaps interface reaction. 11 Many efforts have been focused on the formation of a smooth CoSi 2 interface with Si by optimizing the fabrication process. For example, a Ti capping layer was introduced to reduce interfacial roughness induced by ambient contamination. 12 Hence, the quantitative evaluation of the CoSi 2 /Si interfacial roughness is crucial for optimization of fabrication processes for CoSi 2 .
CoSi 2 is typically fabricated by annealing sputtered Co films on active source, drain and gate regions. 2 However, the conventional sputtering process results in poor step coverage and induces high ion damage in the active regions, making it undesirable for complex 3D
architectures in modern transistors. Chemical vapor deposition (CVD) can avoid these problems by producing conformal cobalt-containing thin films without ion-induced damage.
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In this paper, we evaluate quantitatively the roughness of the cobalt silicide/Si interface, in which the cobalt silicide is produced from CVD-deposited Co x N by in-situ RTA at 700°C.
The CVD process produced smooth, uniform and highly conformal Co x N, and also resulted in a smooth and high-quality CoSi 2 /Si interface. 13 To reveal the CoSi 2 /Si interface for analysis of its roughness, we adapted and modified a SIMS sample preparation technique to remove the backside of the sample. This method uses both wet-etching and dry etching to remove a SOI substrate below the CoSi 2 . This work provides direct quantitative assessment of cobalt silicide/Si interfacial roughness for the first time, and offers critical insights for future process optimization.
Experimental
Cobalt nitride films on Si and SOI substrates were prepared by CVD using bis(N-tert-butyl-N'-ethyl-propionamidinato) cobalt(II) and a mixture of 20 sccm NH 3 and 40 sccm H 2 at 200°C. The details of this process have been described elsewhere. 13 The Si and SOI substrates were first treated by UV-ozone and then cleaned by HF before deposition.
After cleaning, the substrates were immediately placed into the reactor chamber and evacuated, to suppress oxidation of the substrates. As Co is unable to react with SiO 2 , 12 the cobalt silicide formation might be slowed down or even blocked by any interfacial native oxide. Therefore, a clean substrate without native oxide is critical to obtain a uniform and smooth CoSi 2 films.
The as-deposited Co x N films were treated by in-situ RTA at elevated temperatures from 500°C to 700°C for 30 sec in purified N 2 . Those gases used in the deposition and annealing processes were purified by gas purifiers (Entegris Gatekeeper) to reduce the impurities below 1 ppb for all contaminants including O 2 , CO, CO 2 , and H 2 O. This purification is needed because the CoSi 2 formation process is highly sensitive to traces of oxygen-containing impurities in the annealing ambient. 16 Extremely low levels of these impurities are essential for smooth CoSi 2 formation. 12 Indeed, attempts to form CoSi 2 from Co x N by ex-situ RTA were unsuccessful owing to the sample contamination during the exposure to the air and the annealing ambient (our ex-situ RTA tool does not use purified gas for annealing). Those impurities resulted in discontinuous CoSi 2 with many voids. A previous study also showed that impurities in the annealing atmosphere formed voids during silicidation. 17 Therefore, we employed in-situ annealing inside our cobalt deposition system to produce consistent, continuous CoSi 2 films.
The backside sample preparation included 5 steps to reveal the CoSi 2 /Si interface. First, the sample was bonded upside down to a glass slide of similar size for mechanical support.
Epoxy Bond 110 (Ted Pella Inc.) is used for bonding the two. Thin epoxy glue was carefully applied in between and degassed, then cured at 125°C for 10 min to obtain a homogenous glue film with good adhesion.
Second, the bonded sample stack was mounted onto a specimen mount -a cylindrical Pyrex stub (Gatan Inc.) using a low-melting-point wax (Crystalbond 509, Ted Pella Inc.). The stub was heated on a hot plate at 130°C~160°C to melt a tiny granule of wax for mounting the sample stack to be ground flat. Then a metal ring (Gatan Inc.) was used to hold the stub flat on the polishing sand paper. Rough thinning of the specimen was performed with a polisher (Allied High Tech Products Inc.) until a thickness of 100 µm or less was achieved.
The thickness of the specimen was measured and monitored by the micrometer to reach the desired thickness of less than 100 µm after polishing. The Si substrate was coarsely polished sequentially by SiC sand paper of 600 grit and 1200 grit. The polished specimen was detached from the mounting stub by melting the wax on a hot plate and dissolving the remaining wax in acetone.
Third, the remaining Si substrate was removed by a heated TMAH (25 wt%) bath at 85°C. TMAH etching is highly selective towards the thermal oxide. Thus when no more bubbles were formed in the etching solution, it indicated the bulk Si had been completely removed, exposing the SiO 2 layer. Then the sample was immersed in 10:1 buffered HF solution until the SiO 2 layer of the SOI was removed, which is the fourth step.
In the final step, the remaining Si layer (~100 nm) from SOI (originally 200 nm) was removed by dry etching with XeF 2 gas. This was performed in a home-built XeF 2 etching tool.
Exposed Si was quickly etched by alternating exposure to XeF 2 and subsequent pumping away of gaseous reaction products. Si reacts with XeF 2 to form gaseous Xe and SiF 4 . XeF 2 etching has been used to selectively remove Si because it removes only silicon, but not photoresist, SiO 2 , silicon nitride, Al, Cr, or TiN. 18 We measured that in our system the XeF 2 etch rate of CoSi 2 is 200 times slower than that of Si; thus XeF 2 etching can selectively remove the thin layer of residual Si. As a result of the excellent selectivity towards CoSi 2 , the XeF 2 etching process is highly robust and tolerant towards some over-etch. This final step leaves a clean CoSi 2 surface, allowing the CoSi 2 /Si interface to be examined by atomic force microscopy (AFM). The interfacial roughness study is valuable for optimizing cobalt silicide process.
Results and Discussion
We used X-ray diffraction (XRD, Bruker D8) to study cobalt silicidation process by
annealing Co x N/Si(100) structure in-situ at 500°C, 600°C and 700°C in N 2 for 30 sec. XRD measurements were carried out by using D8 diffractometer and 2-Dimensional detector. The as-deposited Co x N showed a face-cubic-centered (fcc) phase, as indicated by our previous study. 13 The Co x N remained stable in its fcc phase after RTA at 500°C. After RTA at 600°C, The CoSi 2 /Si interfacial roughness is an important factor that affects device performance.
We highlight here the backside sample preparation procedure to examine the CoSi 2 /Si interfacial roughness by AFM (Asylum MFP-3D AFM). The initial backside sample preparation was first proposed for SIMS sample preparation. 22 We adapted this method to remove the substrate and reveal the CoSi 2 layer of interest. The CoSi 2 sample was prepared by in-situ annealing Co x N/SOI at 700 °C. We selected SOI instead of Si (100) as the substrate owing to its built-in etch-stop layer (i.e. the buried oxide of an SOI wafer). The buried oxide in SOI allowed selective removal of most of the SOI substrate. 22 We employed a combination of mechanic polishing, wet etching, and dry etching to reveal the CoSi 2 /Si interface. Wet etching of Si-substrate is commonly performed using heated TMAH (tetramethylammonium hydroxide) or KOH solutions. 18 The wet etching is fast and easy to perform. However, the wet etching of thick and roughly polished remaining Si inadvertently leads to the formation of <111> faceted Si-pyramids. This formation of faceted Si-pyramids is caused by the highly anisotropic etch rates, with etch rates of 9 etching cannot be used as a high-precision polishing step, and an etch-stop layer is crucial for eliminating the roughness from the anisotropic wet-etching step. Alternatively, the Si dry etching using XeF 2 gas exhibits essentially isotropic etch rates regardless of crystallographic orientations. 18 And XeF 2 dry etching has been proved to be highly selective towards CoSi 2 .
Thus the XeF 2 dry etching process was applied to remove the thin Si remaining on top of
To reveal and analyze the CoSi 2 /Si interfacial morphology, we adopted a modified back-to-front sample preparation method, in which mechanical polishing, anisotropic tetramethylammonium hydroxide (TMAH) wet etching, hydrofluoric acid (HF) wet etching, and isotropic xenon difluoride (XeF 2 ) dry etching are employed to remove the SOI substrate from the back side to expose the CoSi 2 /Si interface, as schematically illustrated in Figure 4 .
Note that for all roughness studies, "interface" is defined as the interface between CoSi x and Si, while "surface" is defined as the other side of the CoSi x film. And the surface roughness was analyzed before mounting the sample upside down onto the substrate by epoxy. Based on the AFM image and rms results shown in Figure 5 and Table 1 
